![[Verilog] UART RTL design 2](data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHZpZXdCb3g9IjAgMCA3NjggMTI4OSIgd2lkdGg9Ijc2OCIgaGVpZ2h0PSIxMjg5IiBidi1pbWctdXJsPSJodHRwczovL3J0bGVhcm5lci5jb20vd3AtY29udGVudC91cGxvYWRzL2FsX29wdF9jb250ZW50L0lNQUdFL3J0bGVhcm5lci5jb20vd3AtY29udGVudC91cGxvYWRzLzIwMjQvMDgv6re466a8MS05LTc2OHgxMjg5LmpwZy5idi53ZWJwIiBidi1yZXNpemVkLWluZm9zPSJZblpmY21WemFYcGxaRjl0YjJKcGJHVXVhbkJuT2pRNE1DbzRNRFk3WW5aZmNtVnphWHBsWkY5cGNHRmtMbXB3WnpvM01ETXFNVEU0TUR0aWRsOXlaWE5wZW1Wa1gyUmxjMnQwYjNBdWFuQm5PamMyT0NveE1qZzUiPjwvc3ZnPg==)
[Verilog] UART RTL design 2
Continuing from the previous post, let's continue with the UART RTL design. Related posts…
-
-
[Verilog] UART RTL design 1
This time, we'll design a simple communication IP, a Universal Asynchronous Receiver/Transmitter (UART). Related article…
-
[Verilog] Timer RTL design
This time, let's design a simple timer using the APB interface and counter. Previously…
-
[Semiconductor Process] Cleaning
I was originally going to write about deposition, but decided to write about the cleaning process first…
-
[Semiconductor Process] Doping
Silicon, a semiconductor, has properties close to those of an insulator. Therefore, its electrical properties…
-
[Verilog] Practice 2 – APB interface design
Now, let's start designing the APB interface in earnest. Let's outline and verify the interface...
