[System Verilog] Overview – 4 interface
In Verilog, ports are connected with wires to communicate between modules. In System Verilog…
-
-
[System Verilog] Overview - 3 process, communication
Related article ✅[System Verilog] Overview – 1 introduction, data type…
-
[System Verilog] Overview – 2 control flow
You can control the flow of System Verilog with specific conditions or loops.
-
AMBA - 3 AXI overview
AXI (Advanced eXtensible Interface) is a bus used in high performance, high frequency systems…
-
[System Verilog] Overview - 1 introduction, data type
System Verilog is a language used in semiconductor design to describe the behavior of hardware.
-
[Verilog] UART RTL design 3
This article concludes the UART RTL design. Related article: ✅[Verilog] Simulation…
