[RTL] RTL Valid-Ready Handshake and Skid Buffer
When designing RTL, there inevitably comes a point where you find yourself in a dilemma: "Timing..."
-
-
[SRAM Part 3] ASIC Designer's Guide to SRAM Selection: HDE vs. HSE, HVT vs. RVT
Once the RTL coding is complete and functional verification (simulation) is completed, the design is now ready for implementation in the physical world (Physical…
-
[SRAM Part 2] Practical SRAM Verilog! Analyzing the Differences Between FPGAs and ASICs
In the previous part, we covered the port structure and basic concepts of SRAM. This time, we will look at ‘practical…
-
[SRAM Part 1] SRAM Basic Concepts and Port Configuration (Single, Simple, True Dual)
In digital circuit design, what is just as important as logic is the data storage…
-
[RTL] Fan-in and Fan-out: The Hidden Causes of Timing Issues and Solutions
When doing RTL design, it is functionally perfect, but timing is poor during the synthesis or P&R stages…
-
[RTL] Low-Power RTL Design Techniques (Clock Gating)
What are the most important specifications for the latest mobile and IoT devices? Performance…
