[RTL] Asynchronous FIFO design
In the last RTL CDC article, we learned about synchronizing single-bit signals…
-
-
[RTL] SDF File Analysis
In the previous article, we discussed that Post-Simulation (GLS) is essential to ensure the actual chip operation.
-
[RTL] RTL Simulation Isn't Perfect: Why do Post-Sim (GLS)?
In the previous article, we discussed how semiconductor process uncertainty (process variation) changes the speed of transistors, and…
-
[RTL] Correlation Between Process Variation and Setup/Hold Time
As an RTL engineer, when I run synthesis or do STA (Static Timing Analysis), I come across PVT…
