[RTL] Multi-Vt and Doping: Same Gate, Different Speeds
When an RTL engineer analyzes the synthesis results, he or she may find that the same AND2 gate has a subtly different name.
-
-
[Verilog] RTL Design: Glitch-free Clock Mux
As low-power design becomes more important, Dynamic Frequency Scaling (DFS) technique,
-
[Verilog] Mastering Parameters and Generates for Reusable RTL
When designing RTL, there are many times when you need modules that perform similar functions but differ only in bit width or pipeline depth.
-
[Verilog] FSM (Finite State Machine) RTL Design Principles
All digital systems are broadly divided into two parts: the data path, which processes data,
-
[RTL] RTL Arithmetic: Bit Extension, Saturation Operations, and Rounding
When designing RTL, you declare wire [7:0] a, b, c…
-
[RTL] SDC, Introduction to Timing Constraints
“My code is perfect, so why doesn’t the chip work?”
