RTL engineer

[LIN] 3 IP verification

After months of work on the LIN controller IP RTL design,...

RTL engineer

[LIN] 2 Schedule table Description

LIN routes all communications through a schedule table to prevent overload… .

FPGA

[FPGA] VIO User Guide, Pin Test

The Need for FPGA Testing Using VIO FPGA verification involves many variables and many…

FPGA

[FPGA] Block memory module Setup and Usage guide

When FPGA synthesis is performed, memory is also converted from vivado to block memory, just like clock wiz (DCM).

FPGA

[FPGA] DCM module Setup and Usage Guide

The DCM (digital clock manager) is a clock generator available in Vivado that allows users to generate clocks of any desired frequency. Now, let's explore how to create a clock generator for FPGAs.

RTL engineer

Today's automobiles are not simply a means of transportation; they possess a multitude of functions. To achieve this, automobiles require an internal communication standard. In this article, we'll explore LIN.

[LIN] 3 IP verification

[LIN] 2 Schedule table Description

[FPGA] VIO User Guide, Pin Test

[FPGA] Block memory module Setup and Usage guide

[FPGA] DCM module Setup and Usage Guide

[LIN] 1 Protocol Description

Sitemap

Category

Information