[Verilog] UART RTL design 1
This time, we'll design a simple communication IP, a Universal Asynchronous Receiver/Transmitter (UART). Related article…
-
-
[Verilog] Timer RTL design
This time, let's design a simple timer using the APB interface and counter. Previously…
-
[Verilog] Practice 2 – APB interface design
Now, let's start designing the APB interface in earnest. Let's outline and verify the interface...
-
[Verilog] Practice 1 – APB interface intro, BFM
Now, let's get into some practical Verilog. The goal is to understand what an APB interface is, and…
-
RTL design engineer work
During my master's degree, I conducted research on semiconductor processes and devices, but my job…
-
[Verilog] Grammar 2 – Instantiation, Flip-Flops, and Latches
Continuing from my last post, I'll explain Verilog grammar. Related articles…
