[FPGA] Solving Timing Violations: False Path and Multicycle Path
I ran the implementation in Vivado, and the WNS (Worst Negative Slack) was negative, which is the Design Timing…
-
-
[SRAM Part 1] SRAM Basic Concepts and Port Configuration (Single, Simple, True Dual)
In digital circuit design, what is just as important as logic is the data storage…
-
[FPGA] VIO User Guide, Pin Test
The Need for FPGA Testing Using VIO FPGA verification involves many variables and many…
-
[FPGA] Block memory module Setup and Usage guide
When FPGA synthesis is performed, memory is also converted from vivado to block memory, just like clock wiz (DCM).
-
[FPGA] DCM module Setup and Usage Guide
The DCM (digital clock manager) is a clock generator available in Vivado that allows users to generate clocks of any desired frequency. Now, let's explore how to create a clock generator for FPGAs.
-
[FPGA] ILA module Setup and Usage Guide
ILA is a monitoring module built into Vivado during FPGA synthesis, used to monitor desired signals. So, let's learn how to use it.
