Hardware Optimization - Float to Integer
Designing NPU (Neural Processing Unit) architectures at a low-power AI semiconductor startup constantly reminds me of a harsh truth:
-
-
Vivado Troubleshooting - Preventing Pruning and Solving Tool Crashes
When designing an NPU for low-power AI semiconductor edge devices, you often find yourself spending more time fighting the EDA tools than writing actual RTL.
-
FPGA Practical Design - The Ultimate Guide to BRAM Initialization
When mapping a low-power AI semiconductor architecture onto an FPGA, one of the very first hurdles you encounter is 'Memory Design'.
-
[SRAM Part 3] ASIC Designer's Guide to SRAM Selection: HDE vs. HSE, HVT vs. RVT
Once the RTL coding is complete and functional verification (simulation) is completed, the design is now ready for implementation in the physical world (Physical…
-
[SRAM Part 2] Practical SRAM Verilog! Analyzing the Differences Between FPGAs and ASICs
In the previous part, we covered the port structure and basic concepts of SRAM. This time, we will look at ‘practical…
-
[FPGA] Solving Timing Violations: False Path and Multicycle Path
I ran the implementation in Vivado, and the WNS (Worst Negative Slack) was negative, which is the Design Timing…
