[FPGA] Solving Timing Violations: False Path and Multicycle Path
I ran the implementation in Vivado, and the WNS (Worst Negative Slack) was negative, which is the Design Timing…
-
-
[SRAM Part 1] SRAM Basic Concepts and Port Configuration (Single, Simple, True Dual)
In digital circuit design, what is just as important as logic is the data storage…
-
[RTL] Fan-in and Fan-out: The Hidden Causes of Timing Issues and Solutions
When doing RTL design, it is functionally perfect, but timing is poor during the synthesis or P&R stages…
-
[RTL] Low-Power RTL Design Techniques (Clock Gating)
What are the most important specifications for the latest mobile and IoT devices? Performance…
-
[RTL] Asynchronous FIFO design
In the last RTL CDC article, we learned about synchronizing single-bit signals…
-
[RTL] SDF File Analysis
In the previous article, we discussed that Post-Simulation (GLS) is essential to ensure the actual chip operation.
