About RRAM - 3 Crossbar array and Sneak Path Current
It's been a really long time since I wrote about RRAM, it's completely faded from my memory...
-
-
[RTL] Fan-in and Fan-out: The Hidden Causes of Timing Issues and Solutions
When doing RTL design, it is functionally perfect, but timing is poor during the synthesis or P&R stages…
-
[RTL] Low-Power RTL Design Techniques (Clock Gating)
What are the most important specifications for the latest mobile and IoT devices? Performance…
-
[RTL] Asynchronous FIFO design
In the last RTL CDC article, we learned about synchronizing single-bit signals…
-
[RTL] SDF File Analysis
In the previous article, we discussed that Post-Simulation (GLS) is essential to ensure the actual chip operation.
-
[RTL] RTL Simulation Isn't Perfect: Why do Post-Sim (GLS)?
In the previous article, we discussed how semiconductor process uncertainty (process variation) changes the speed of transistors, and…
