{"id":8,"count":10,"description":"FPGA \uc5d4\uc9c0\ub2c8\uc5b4 \uacf5\ubd80 \ub0b4\uc6a9 \uc815\ub9ac","link":"https:\/\/rtlearner.com\/en\/rtl-engineer\/fpga\/","name":"FPGA","slug":"fpga","taxonomy":"category","parent":2,"meta":[],"_links":{"self":[{"href":"https:\/\/rtlearner.com\/en\/wp-json\/wp\/v2\/categories\/8","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/rtlearner.com\/en\/wp-json\/wp\/v2\/categories"}],"about":[{"href":"https:\/\/rtlearner.com\/en\/wp-json\/wp\/v2\/taxonomies\/category"}],"up":[{"embeddable":true,"href":"https:\/\/rtlearner.com\/en\/wp-json\/wp\/v2\/categories\/2"}],"wp:post_type":[{"href":"https:\/\/rtlearner.com\/en\/wp-json\/wp\/v2\/posts?categories=8"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}<!-- This website is optimized by Airlift. Learn more: https://airlift.net. Template:. Learn more: https://airlift.net. Template: 6a588749d36f73a90a601ae0. Config Timestamp: 2026-07-16 07:24:54 UTC, Cached Timestamp: 2026-08-17 17:37:10 UTC, Optimization Time: 3.02ms -->