[Verilog] UART RTL design 3
This article concludes the UART RTL design. Related article: ✅[Verilog] Simulation…
-
-
[Verilog] UART RTL design 2
Continuing from the previous post, let's continue with the UART RTL design. Related posts…
-
[Verilog] UART RTL design 1
This time, we'll design a simple communication IP, a Universal Asynchronous Receiver/Transmitter (UART). Related article…
-
[Verilog] Timer RTL design
This time, let's design a simple timer using the APB interface and counter. Previously…
-
[Verilog] Practice 2 – APB interface design
Now, let's start designing the APB interface in earnest. Let's outline and verify the interface...
-
[Verilog] Practice 1 – APB interface intro, BFM
Now, let's get into some practical Verilog. The goal is to understand what an APB interface is, and…
![[Verilog] UART RTL design 2](data:image/svg+xml,%3Csvg%20xmlns='http://www.w3.org/2000/svg'%20viewBox='0%200%20768%201289'%3E%3C/svg%3E)
