Skip to content
rtlearner 로고 파일

RTLearner

The story of a non-major becoming an RTL engineer

  • Home
  • Blog
  • About
rtlearner 로고 파일
RTLearner
The story of a non-major becoming an RTL engineer
  • Ready signal
    RTL engineer

    [RTL] RTL Valid-Ready Handshake and Skid Buffer

    When designing RTL, there inevitably comes a point where you find yourself in a dilemma: "Timing..."

  • 글 설명 이미지, AXI channel
    RTL engineer

    AMBA – 3 AXI overview

    AXI (Advanced eXtensible Interface) is a bus used in high performance, high frequency systems…

  • 글 설명 이미지, AHB 버스
    RTL engineer

    AMBA – 2 AHB overview

    While the APB bus prioritized optimization over performance, as it was intended for modules that didn't require high performance, such as peripherals, the AHB (Advanced High-performance Bus) is a bus focused more on performance. Consequently, it has more signals and its actual operation is more complex.

  • 글 설명 이미지, AMBA Bus
    RTL engineer

    AMBA – 1 APB overview

    AMBA (Advanced Microcontroller Bus Architecture) is a bus protocol developed by ARM. There are several types, but most of them mainly use APB, AHB, and AXI buses.

Search

Category

  • RTL engineer
    • FPGA
    • Verilog
  • Semiconductor process
  • RRAM Research
  • Python

Sitemap

  • Home
  • Blog
  • About

Category

  • RTL engineer
  • Semiconductor process

Information

  • Privacy policy
  • Terms of Use

Copyright © 2025 RTLearner.

Scroll to top
  • Home
  • Blog
  • About
English
Korean