[Verilog] Mastering Parameters and Generates for Reusable RTL
When designing RTL, there are many times when you need modules that perform similar functions but differ only in bit width or pipeline depth.
-
-
[Verilog] FSM (Finite State Machine) RTL Design Principles
All digital systems are broadly divided into two parts: the data path, which processes data,
-
[RTL] RTL Arithmetic: Bit Extension, Saturation Operations, and Rounding
When designing RTL, you declare wire [7:0] a, b, c…
-
[Verilog] Asynchronous Signal Processing: CDC and Metastability
In the last post, while designing the UART Rx module, I was looking at the asynchronous signal (Rx) coming from the outside…
-
[System Verilog] Overview – 4 interface
In Verilog, ports are connected with wires to communicate between modules. In System Verilog…
-
[System Verilog] Overview - 3 process, communication
Related article ✅[System Verilog] Overview – 1 introduction, data type…
![[Verilog] 비동기 신호 처리: CDC와 Metastability](data:image/svg+xml,%3Csvg%20xmlns='http://www.w3.org/2000/svg'%20viewBox='0%200%20727%20322'%3E%3C/svg%3E)
