Hardware Optimization - Float to Integer
Designing NPU (Neural Processing Unit) architectures at a low-power AI semiconductor startup constantly reminds me of a harsh truth:
-
-
Vivado Troubleshooting - Preventing Pruning and Solving Tool Crashes
When designing an NPU for low-power AI semiconductor edge devices, you often find yourself spending more time fighting the EDA tools than writing actual RTL.
-
FPGA Practical Design - The Ultimate Guide to BRAM Initialization
When mapping a low-power AI semiconductor architecture onto an FPGA, one of the very first hurdles you encounter is 'Memory Design'.
-
[RTL] Multi-Vt and Doping: Same Gate, Different Speeds
When an RTL engineer analyzes the synthesis results, he or she may find that the same AND2 gate has a subtly different name.
-
[Verilog] RTL Design: Glitch-free Clock Mux
As low-power design becomes more important, Dynamic Frequency Scaling (DFS) technique,
-
[Verilog] Mastering Parameters and Generates for Reusable RTL
When designing RTL, there are many times when you need modules that perform similar functions but differ only in bit width or pipeline depth.
